Melvyn E Genter from Fallbrook, CA, age 82

Flexible Computer Architecture Using Arrays Of Standardized Microprocessors Customized For Pipeline And Parallel Operations
view source
US Patent:

44674090, Aug 21, 1984
Filed:

Aug 5, 1980
Appl. No.:

6/175430
Inventors:

Hanan Potash - La Jolla CA
Burton L. Levin - San Diego CA
Melvyn E. Genter - San Diego CA
Assignee:

Burroughs Corporation - Detroit MI
International Classification:

G06F 928
G06F 1516
US Classification:

364200
Abstract:

A flexible architecture for digital computers can be adapted to meet the many different functional requirements of several computer models. Each model includes an array of sequential logic units. These units include respective control memories for storing commands, means for sequentially fetching and executing selectable sequences of the commands, and soft functional structures for performing customized functions in response to the commands. Included within the soft functional structures are a plurality of selectable electrical contacts which customize the functional response of the structures to the commands. Except for these contacts and the content of the respective control memories, the units are substantially identical. All of the units in the array execute respective command sequences from their control memory to perform a single instruction for the computer model.

Method Of Operating A Bus In A Data Processing System Via A Repetitive Three Stage Signal Sequence
view source
US Patent:

47440244, May 10, 1988
Filed:

Jul 23, 1984
Appl. No.:

6/633662
Inventors:

Hanan Potash - La Jolla CA
Melvyn E. Genter - San Diego CA
Assignee:

Burroughs Corporation - Detroit MI
International Classification:

G06F 1300
US Classification:

364200
Abstract:

Disclosed is a data processing system which is comprised of a plurality of devices that carry on conversations with each other over a time-shared bus. These conversions can consist of a message from a device A to a device B which is immediately followed by a message from device B back to device A, or a message from device A to device B which is immediately followed by a message from device B to another device C, or a single message from device A to device B. In each case, the last device to receive a message assumes control of the bus; and it relinquishes this control by either sending a message to another device or by broadcasting a poll code to all devices on the bus.

Electrically Alterable Resistive Component Stacked Above A Semiconductor Substrate
view source
US Patent:

52967220, Mar 22, 1994
Filed:

Jan 26, 1993
Appl. No.:

8/009372
Inventors:

Hanan Potash - La Jolla CA
Melvyn E. Genter - San Diego CA
Bruce B. Roesner - San Diego CA
Assignee:

Unisys Corporation - Blue Bell PA
International Classification:

H01L 4500
US Classification:

257 50
Abstract:

A memory cell includes a pair of spaced apart conductors on an insulating layer, and a novel electrically alterable resistive component between the conductors. This resistive component consists essentially of a single element semiconductor selected from the group of Si, Ge, C, and. alpha. -Sn, having a crystalline grain size which is smaller than polycrystalline. Dopant atoms in the semiconductor are limited to be less than 10. sup. 17 atoms/CM. sup. 3 ; and, such a doping range includes zero doping. All dopant atoms are interstitial in the semiconductor crystals and not substitutional.

Digital Device With Interconnect Matrix
view source
US Patent:

43273556, Apr 27, 1982
Filed:

Jun 23, 1980
Appl. No.:

6/162057
Inventors:

Melvyn E. Genter - San Diego CA
Hanan Potash - La Jolla CA
Assignee:

Burroughs Corporation - Detroit MI
International Classification:

H04Q 342
G06F 738
US Classification:

3408259
Abstract:

Disclosed is a digital device on a semiconductor chip, which is comprised of a plurality of storage means for storing digital signals therein, a plurality of functional means for performing functional operations on the digital signals, and an interconnect matrix. The matrix includes a plurality of input busses connected to receive signals from the storage means and the functional means, and a plurality of output busses connected to send signals to the storage means and functional means. The interconnect matrix further includes N sets of selectable electrical contacts where N is any positive integer. Each set selectively intercouples the input busses to the output busses in various parallel paths. Signals are transferred between the input and output busses through any one set of the N sets of electrical contacts in response to N respective control signals.

Digital Computer Having An Interconnect Mechanism Stacked Above A Semiconductor Substrate
view source
US Patent:

51482568, Sep 15, 1992
Filed:

Feb 23, 1981
Appl. No.:

7/237429
Inventors:

Hanan Potash - La Jolla CA
Melvyn E. Genter - San Diego CA
Bruce B. Roesner - San Diego CA
Assignee:

Unisys Corporation - Blue Bell PA
International Classification:

H01L 2710
US Classification:

357 45
Abstract:

In the disclosed computer, a plurality of register means for storing digital operands and control signals are in a semiconductor substrate; an arithmetic means for performing functional opertions on the operands are also in the substrate; an insulating layer covers the register means and the arithmetic means; and an interconnect matrix is on top of this insulating layer. The interconnect matrix includes pluralities of logic gates coupled through the insulating layer to the register means and arithmetic means and selectively interconnects them in response to the control signals.

Melvyn E Genter