Bryan J Roll

US Patent:

8509363, Aug 13, 2013

Filed:

May 9, 2012

Appl. No.:

13/467479

Inventors:

Ying Shi - Saratoga CA, US
Bryan J Roll - Marion IA, US

Assignee:

Skyworks Solutions, Inc. - Woburn MA

International Classification:

H04L 27/06

US Classification:

375344

Abstract:

A system for tuning a radio receiver includes a radio receiver configured to provide a downconverted digital error signal, a digital synthesizer circuit configured to generate a first local oscillator control signal, a digital automatic frequency control (AFC) circuit configured to generate a second local oscillator control signal, wherein the digital synthesizer circuit is enabled to generate the first local oscillator control signal when the digital AFC circuit is disabled, the first local oscillator control signal corresponds to an estimate of a desired local oscillator frequency, the digital AFC circuit is enabled to generate the second local oscillator control signal when the digital synthesizer circuit is disabled and the second local oscillator control signal corresponds to the desired local oscillator frequency.

US Patent:

20090238312, Sep 24, 2009

Filed:

Mar 21, 2008

Appl. No.:

12/052765

Inventors:

Ying Shi - Coralville IA, US
Bryan J. Roll - Marion IA, US

International Classification:

H04L 27/06

US Classification:

375344

Abstract:

A system for tuning a radio receiver includes a radio receiver configured to provide a downconverted digital error signal, a digital synthesizer circuit configured to generate a first local oscillator control signal, a digital automatic frequency control (AFC) circuit configured to generate a second local oscillator control signal, wherein the digital synthesizer circuit is enabled to generate the first local oscillator control signal when the digital AFC circuit is disabled, the first local oscillator control signal corresponds to an estimate of a desired local oscillator frequency, the digital AFC circuit is enabled to generate the second local oscillator control signal when the digital synthesizer circuit is disabled and the second local oscillator control signal corresponds to the desired local oscillator frequency.

US Patent:

20230004511, Jan 5, 2023

Filed:

Feb 28, 2022

Appl. No.:

17/682954

Inventors:

- Irvine CA, US
Lui LAM - Lexington MA, US
James Henry ROSS - Cedar Rapids IA, US
Bryan J. ROLL - Cedar Rapids IA, US
William Gerard VAILLANCOURT - Methuen MA, US

International Classification:

G06F 13/36
G06F 13/42
G06F 13/40

Abstract:

Configuration devices in a module. In some embodiments a radio-frequency module includes a serial bus including a first serial data line and a second serial data line. The radio-frequency module also includes a control component coupled to the serial bus and the first switch, the control component configured to determine whether first data is detected on the first serial data line, determine whether second data is detected on the second serial data line, and decode a command based on the first data and second data when the first data is detected on the first serial data line and when the second data is detected on the second serial data line.

US Patent:

20200387465, Dec 10, 2020

Filed:

Apr 27, 2020

Appl. No.:

16/859961

Inventors:

- Woburn MA, US
Lui LAM - Lexington MA, US
James Henry ROSS - Cedar Rapids IA, US
Bryan J. ROLL - Cedar Rapids IA, US
William Gerard VAILLANCOURT - Methuen MA, US

International Classification:

G06F 13/36
G06F 13/40
G06F 13/42

Abstract:

Configuration devices in a module. In some embodiments a radio-frequency module includes a serial bus including a first serial data line and a second serial data line. The radio-frequency module also includes a control component coupled to the serial bus and the first switch, the control component configured to determine whether first data is detected on the first serial data line, determine whether second data is detected on the second serial data line, and decode a command based on the first data and second data when the first data is detected on the first serial data line and when the second data is detected on the second serial data line.

US Patent:

20200057746, Feb 20, 2020

Filed:

Aug 28, 2019

Appl. No.:

16/553578

Inventors:

- Woburn MA, US
Guillaume Alexandre Blin - Carlisle MA, US
James Henry Ross - Cedar Rapids IA, US
Bryan J. Roll - Cedar Rapids IA, US

International Classification:

G06F 13/42

Abstract:

Low noise serial interfaces with gated clock are provided herein. In certain configurations herein, a slave device of a serial interface includes a shift register for serially shifting in an interface data signal based on timing of an interface clock signal, a control circuit (for instance, a finite-state machine) for controlling the slave device, and a register bank for storing data programmed to the slave device via the serial interface. The control circuit cuts off or gates the interface clock signal in response to determining that an interface command received over the serial interface is not intended for the slave device.

US Patent:

20180260358, Sep 13, 2018

Filed:

Jan 22, 2018

Appl. No.:

15/876441

Inventors:

- Woburn MA, US
Guillaume Alexandre Blin - Carlisle MA, US
James Henry Ross - Cedar Rapids IA, US
Bryan J. Roll - Cedar Rapids IA, US

International Classification:

G06F 13/42

Abstract:

Low noise serial interfaces with gated clock are provided herein. In certain configurations herein, a slave device of a serial interface includes a shift register for serially shifting in an interface data signal based on timing of an interface clock signal, a control circuit (for instance, a finite-state machine) for controlling the slave device, and a register bank for storing data programmed to the slave device via the serial interface. The control circuit cuts off or gates the interface clock signal in response to determining that an interface command received over the serial interface is not intended for the slave device.

US Patent:

20170124008, May 4, 2017

Filed:

Oct 28, 2016

Appl. No.:

15/338061

Inventors:

- Woburn MA, US
Lui LAM - Lexington MA, US
James Henry ROSS - Cedar Rapids IA, US
Bryan J. ROLL - Cedar Rapids IA, US
William Gerard VAILLANCOURT - Methuen MA, US

International Classification:

G06F 13/36
G06F 13/42
G06F 13/40

Abstract:

Configuration devices in a module. In some embodiments a radio-frequency module includes a serial bus including a first serial data line and a second serial data line. The radio-frequency module also includes a control component coupled to the serial bus and the first switch, the control component configured to determine whether first data is detected on the first serial data line, determine whether second data is detected on the second serial data line, and decode a command based on the first data and second data when the first data is detected on the first serial data line and when the second data is detected on the second serial data line.

US Patent:

20150326233, Nov 12, 2015

Filed:

Apr 27, 2015

Appl. No.:

14/697465

Inventors:

- Woburn WA, US
David Steven Ripley - Marion IA, US
Bryan J. Roll - Marion IA, US

International Classification:

H03L 7/099

Abstract:

Apparatus and methods for tuning a voltage controlled oscillator (VCO) are provided. In one aspect, a method of auto-tuning in a phase-locked loop includes generating a VCO clock signal using a VCO coupled to a capacitor array, dividing the VCO clock signal to generate a divided clock signal using a prescaler circuit having a selectable division ratio, controlling a value of the selectable division ratio using a first counter and a second counter of a counter module, generating a phase-frequency detector feedback signal based on a division control signal M and the divided clock signal using the counter module, counting a number of cycles of the divided clock signal that occur during a calibration interval using a cycle counter of a digital processing logic circuit, and determining the value of a capacitor array control signal based on the number of cycles counted during the calibration interval.