Bruce L Fleming

age ~62

from Morgan Hill, CA

Get Report

Also known as:

Bruce Lee Fleming
Bruce A Fleming
Bruce Te Fleming
Bruce Flemming
Fleming L Bruce
Fleming Fleming
Bruce Flening

Phone and address:: 1481 Morning Star Dr, Morgan Hill, CA 95037
408 782-8473

Connected to:

Bruce Fleming Phones & Addresses

1481 Morning Star Dr, Morgan Hill, CA 95037 • 408 782-8473
Hamilton, MT
Beaverton, OR
Phoenix, AZ
Chandler, AZ
Santa Clara, CA
Maricopa, AZ

Education

Degree:

High school graduate or higher

Name / Title

Company / Classification

Phones & Addresses

Bruce Fleming
Education

Gilbert Unified School District 41
Elementary/Secondary School

1016 N Burk St, Gilbert, AZ 85234
480 892-6908

Bruce Fleming
Chief Mark, Chief Marketing Offi

Church & Dwight, Co., Inc.
Consumer Goods · Marketing And Selling Consumer Products · Sale Of Consumer Products · Mfg Cleaning Products · Mfg Sodium Bicarbonate Ammonium Bicarbonate Detergents Bleaches Fabric Softeners Deodorants Toothpaste & Tooth Powder · Dist Sodium Bicarbonate · Mfg Alkalies/Chlorine · Chemicals and Chemical Prepara

500 Charles Ewing Blvd, Ewing, NJ 08628
300 Kanawha Blvd, Charleston, WV 25321
5400 Big Tyler Rd, Charleston, WV 25313
160 Greentree Dr #101, Dover, DE 19904
609 683-5900, 609 683-5011, 609 806-1900, 800 781-7529

Amazon

Milliken Mills: The Aftermath (Volume 2)

view source

The Nolan Publishing Company's annual bash shook up the lives of many Milliken Mills residents. As they try to put their lives back together, many are finding themselves in completely different directions. Soon it becomes family member vs family member and loved one vs loved one. Will Milliken Mills...

Author
Bruce A. Fleming

Binding
Paperback

Pages
180

Publisher
CreateSpace Independent Publishing Platform

ISBN #
1490444777

EAN Code
9781490444772

ISBN #
10

Disappointment: Or the Light of Common Day

view source

In his new work, Disappointment, Bruce Fleming starts from the realization that even objective views of the world are so only under specific circumstances. Subjects range from war and the nature of explanation systems such as science and astrology to a concept Fleming calls "coloring." When we ident...

Author
Bruce E. Fleming

Binding
Paperback

Pages
274

Publisher
University Press of America

ISBN #
0761832998

EAN Code
9780761832997

ISBN #
5

Milliken Mills: The Nolans (Volume 1)

view source

Nolan Publishing is the premiere publishing company on the east coast located in Milliken Mills, Maine. Nathan Nolan has worked his whole life to make the company what it is. When his son, Thomas, sets a plan in motion to remove his father from the company and place himself at the helm, Nathan sets ...

Author
Bruce A. Fleming

Binding
Paperback

Pages
324

Publisher
CreateSpace Independent Publishing Platform

ISBN #
1480224510

EAN Code
9781480224513

ISBN #
3

Bridging the Military-Civilian Divide: What Each Side Must Know About the Other - and About Itself

view source

Civilians and military personnel do not have a clear view of each other in the United States today. Conspiring against such understanding are the norms and traditions of the two cultures. On the one hand, the military is considered to like its secrecy and think of itself as morally superior to the c...

Author
Bruce Fleming

Binding
Hardcover

Pages
296

Publisher
Potomac Books Inc.

ISBN #
2

Annapolis Autumn: Life, Death, And Literature At The U.S. Naval Academy

view source

In the tradition of Dead Poets Society, an English professor recounts the unique challenges of teaching liberal arts at one of America's premier military schools"If it's a choice between a gay man with a rifle between me and the enemy or nobody at all, I'd rather have the gay man."—A student's respo...

Author
Bruce Fleming

Binding
Hardcover

Pages
274

Publisher
New Press, The

ISBN #
1595580026

EAN Code
9781595580023

ISBN #
1

Wikipedia References

Bruce Fleming

Isbn (Books And Publications)

An Essay In Post-Romantic Literary Theory: Art, Artifact, And The Innocent Eye
view source
Author:

Bruce W. Fleming
ISBN #:

0685501086

An Essay In Post-Romantic Literary Theory: Art, Artifact, And The Innocent Eye
view source
Author:

Bruce W. Fleming
ISBN #:

0773497919

Why Liberals And Conservatives Clash
view source
Author:

Bruce Fleming
ISBN #:

0415953529

Why Liberals And Conservatives Clash
view source
Author:

Bruce Fleming
ISBN #:

0415953537

Disappointment: Or The Light Of Common Day
view source
Author:

Bruce Fleming
ISBN #:

0761832998

Caging The Lion: Cross-Cultural Fictions
view source
Author:

Bruce E. Fleming
ISBN #:

0820419125

Modernism And Its Discontents: Philosophical Problems Of Twentieth-Century Literary Theory
view source
Author:

Bruce E. Fleming
ISBN #:

0820427403

Structure And Chaos In Modernist Works
view source
Author:

Bruce E. Fleming
ISBN #:

0820427861

Us Patents

Booting From A Reprogrammable Memory On An Unconfigured Bus By Modifying Boot Device Address
view source
US Patent:

6622244, Sep 16, 2003
Filed:

Aug 11, 1999
Appl. No.:

09/372004
Inventors:

Mark E. Eidson - Tempe AZ
Bruce L. Fleming - Phoenix AZ
Assignee:

Intel Corporation - Santa Clara CA
International Classification:

G06F 924
US Classification:

713 2, 710 3, 710313
Abstract:

Boot up instructions may be stored on a memory coupled to the peripheral component interconnect (PCI) bus. These instructions may be accessed, despite the fact that peripheral component interconnect devices are normally not active during the boot up sequence. As a result, both the basic input/output system and other information may be stored on a reprogrammable memory coupled to the PCI bus. In some embodiments, this may reduce costs by avoiding the need for two semiconductor memories, one on the PCI bus and the other on a legacy bus.

Booting From A Re-Programmable Memory On An Unconfigured Bus
view source
US Patent:

7249253, Jul 24, 2007
Filed:

Jun 27, 2003
Appl. No.:

10/609109
Inventors:

Mark E. Eidson - Tempe AZ, US
Bruce L. Fleming - Phoenix AZ, US
Assignee:

Intel Corporation - Santa Clara CA
International Classification:

G06F 9/24
US Classification:

713 2, 710 3, 710313
Abstract:

Boot up instructions may be stored on a memory coupled to the peripheral component interconnect (PCI) bus. These instructions may be accessed, despite the fact that peripheral component interconnect devices are normally not active during the boot up sequence. As a result, both the basic input/output system and other information may be stored on a reprogrammable memory coupled to the PCI bus. In some embodiments, this may reduce costs by avoiding the need for two semiconductor memories, one on the PCI bus and the other on a legacy bus.

Method To Control Core Duty Cycles Using Low Power Modes
view source
US Patent:

7774626, Aug 10, 2010
Filed:

Mar 29, 2007
Appl. No.:

11/729792
Inventors:

Bruce L. Fleming - Beaverton OR, US
Assignee:

Intel Corporation - Santa Clara CA
International Classification:

G06F 1/26
G06F 1/32
US Classification:

713300, 713320, 713324, 327175
Abstract:

A processor starting a duty cycle timer with a specified duty cycle period and a specified power state, and if the duty cycle timer expires, placing the processor in the specified power state in response to the expiry of the timer, if the timer has not expired and if an interrupt other than a timer tick interrupt is received, canceling the duty cycle timer in response to the interrupt other than a timer tick interrupt.

Method And Apparatus To Obtain Code Data For Usb Device
view source
US Patent:

7853748, Dec 14, 2010
Filed:

Sep 30, 2008
Appl. No.:

12/242293
Inventors:

Bruce Fleming - Morgan Hill CA, US
Assignee:

Intel Corporation - Santa Clara CA
International Classification:

G06F 13/36
G06F 13/20
G06F 3/00
US Classification:

710311, 710 19, 710105, 710308, 710310, 710313
Abstract:

A method and apparatus are provided that include creating an image of a page descriptor at a universal serial bus (USB) device, transferring the image of the page descriptor to a main memory, modifying a schedule list in a main memory based on the transferred image, identifying an active transaction in the modified schedule list, and providing code data to the USB device from the main memory based on the identified active transaction.

Power Mode Control Method And Circuitry
view source
US Patent:

7877619, Jan 25, 2011
Filed:

Dec 31, 2007
Appl. No.:

11/967920
Inventors:

Ramana Rachakonda - Austin TX, US
Blaise Fanning - Folsom CA, US
Anil K Sabbavarapu - Austin TX, US
Belliappa M. Kuttanna - Austin TX, US
Rajesh Patel - Austin TX, US
Kenneth D. Shoemaker - Los Altos Hills CA, US
Lance E. Hacking - Austin TX, US
Bruce L. Fleming - Chandler AZ, US
Ashish V. Choubal - Austin TX, US
International Classification:

G06F 1/26
G06F 1/00
US Classification:

713310, 713330, 713340
Abstract:

In some embodiments, a power up (or power mode) interface is provided whereby a chip's power up signals are encoded into multiple states to provide more functions than the number of signals used to define the states.

Method And Apparatus To Defer Usb Transactions
view source
US Patent:

7895370, Feb 22, 2011
Filed:

Dec 31, 2008
Appl. No.:

12/347066
Inventors:

Bruce Fleming - Morgan Hill CA, US
Assignee:

Intel Corporation - Santa Clara CA
International Classification:

G06F 3/00
US Classification:

710 18, 713320
Abstract:

An apparatus and method are provided that include providing a transaction data structure, and monitoring the transaction data structure for a predetermined amount of time. A link between a bus device and a host controller may be provided into a low power state in response to the monitored transaction data structure.

Method, System And Apparatus For Low-Power Storage Of Processor Context Information
view source
US Patent:

8352770, Jan 8, 2013
Filed:

Sep 25, 2009
Appl. No.:

12/567707
Inventors:

Bruce L. Fleming - Morgan Hill CA, US
Ashish V. Choubal - Austin TX, US
Sanjoy K. Mondal - Austin TX, US
Belliappa M. Kuttanna - Austin TX, US
Assignee:

Intel Corporation - Santa Clara CA
International Classification:

G06F 1/00
US Classification:

713324, 713300, 713320
Abstract:

A method and system for saving and/or retrieving context information of a processor core for a power state transition. The processor core resides in a complex power domain variously transitioning between a plurality of power states. The processor core includes a local context storage area for storage and retrieval of processor core context information. A low power context storage resides in a nominal power domain external to the complex power domain. Context information of the processor core is stored to the low power context storage based on whether a power state transition of the complex power domain includes a transition to power down the processor core.

Emulation Of An Input/Output Advanced Programmable Interrupt Controller
view source
US Patent:

8380908, Feb 19, 2013
Filed:

Dec 31, 2009
Appl. No.:

12/650580
Inventors:

Bruce L. Fleming - Morgan Hill CA, US
Arvind Mandhani - San Francisco CA, US
Assignee:

Intel Corporation - Santa Clara CA
International Classification:

G06F 13/24
US Classification:

710262, 710260, 710261, 710266
Abstract:

Embodiments of systems, apparatuses, and methods for emulating an input/output Advanced Programmable Interrupt Controller are disclosed. In one embodiment, an apparatus includes a first interrupt controller having a first programming model, and emulation logic to emulate a second interrupt controller having a second programming model that is different from the first programming model. The emulation logic is also to mask one of a plurality of interrupt requests to the first interrupt controller for each of the plurality of interrupt requests handled by the emulation logic.