Search

Ahmed M Gheith

age ~66

from Austin, TX

Also known as:
  • Ahmed Omayma Gheith
  • Mohamed Gheith Ahmed
  • Ahmed M Geith
  • Ahmed M Ghieth
  • Gheith Ahmed
  • Mohamed Gheith Armed
  • Heith Ahmed
Phone and address:
5732 Brittlyns Ct, Austin, TX 78730
512 241-0044

Ahmed Gheith Phones & Addresses

  • 5732 Brittlyns Ct, Austin, TX 78730 • 512 241-0044
  • 1212 Parrot Trl, Round Rock, TX 78681 • 512 388-3176
  • Atlanta, GA

Work

  • Company:
    State street
    Aug 2017
  • Position:
    Distinguished engineer

Skills

Science • Software • Medicine

Industries

Computer Software

Us Patents

  • Expert System Adapted Data Network Guidance Engine

    view source
  • US Patent:
    6745172, Jun 1, 2004
  • Filed:
    Jul 19, 2001
  • Appl. No.:
    09/909240
  • Inventors:
    Rod Mancisidor - Round Rock TX
    Rob Norris - Austin TX
    Charles R. Erickson - Cedar Park TX
    Ahmed Gheith - Round Rock TX
  • Assignee:
    Whisperwire, Inc. - Austin TX
  • International Classification:
    G06F 1700
  • US Classification:
    706 60
  • Abstract:
    An expert system adapted data network guidance engine. The invention allows an agent to interact with a customer and to provide selection and recommendation of data network products and/or services for the customer. The invention allows for the use of agents of varying skill levels, including relatively low skill level, without suffering deleterious performance. The data network guidance engine is operable to perform generation and selection of configurations that are generated using various heuristics. If desired, numerous iterations are performed within each of the heuristic operations. The data network guidance engine is operable to select recommended configurations from among a number of potential options. In addition, compatible configurations may also be identified. The data network guidance engine is one of the underlying engines within the expert system that allows the agent to provide real time interaction with a customer and to provide a real time recommended solution to that customer.
  • Dynamic Content Caching Framework

    view source
  • US Patent:
    7082454, Jul 25, 2006
  • Filed:
    Nov 15, 1999
  • Appl. No.:
    09/440246
  • Inventors:
    Ahmed M. Gheith - Round Rock TX, US
  • Assignee:
    Trilogy Development Group, Inc. - Austin TX
  • International Classification:
    G06F 15/16
  • US Classification:
    709203, 709216, 709219, 707 10, 705 26
  • Abstract:
    A dynamic content caching framework that encodes dynamically created documents with a filename that is derived from the state information describing the contents of the document, advantageously allows for the dynamically created documents to be cached and reused, thereby reducing server computation, and allowing more users to utilize a particular web site. A file cache management system manages files that can be provided by a web server computer system to a client computer system. Parameters selected by a user viewing a web page define a presentation state that describes, and is used to produce, a subsequent web page. The presentation state is processed using a one-way hashing function to form a hash value, or signature, for that presentation state which is then used to identify the file in which presentation information for the presentation state is stored. When another user chooses the same presentation state, the existing file having presentation information can be identified quickly and reused.
  • Extended Register Bank Allocation Based On Status Mask Bits Set By Allocation Instruction For Respective Code Block

    view source
  • US Patent:
    7231509, Jun 12, 2007
  • Filed:
    Jan 13, 2005
  • Appl. No.:
    11/034559
  • Inventors:
    Ahmed Gheith - Round Rock TX, US
    James Lyle Peterson - Austin TX, US
    Richard Ormond Simpson - Austin TX, US
  • Assignee:
    International Business Machines Corporation - Armonk NY
  • International Classification:
    G06F 9/34
  • US Classification:
    712208, 712228
  • Abstract:
    An extended register processor includes a register file having a legacy register set and an extended register set. The extended register set includes a plurality of extended registers accessible only to extended register instructions. The processor maps extended register references to physical extended registers at run time. The processor includes a configurable extended register mapping unit to support this functionality. The mapping unit is accessible to an instruction decoder, which detects extended register references and forwards them to the mapping unit. The mapping unit returns a physical extended register corresponding to the extended register reference in the instruction. The mapping unit is configurable so that, for example, the mapping is specific to a code block. An extended register allocation instruction causes the processor to allocate a portion of the extended register set to the code block in which the declaration is located and to configure the mapping unit to reflect the allocation.
  • Expert Supported Interactive Product Selection And Recommendation

    view source
  • US Patent:
    7558773, Jul 7, 2009
  • Filed:
    May 10, 2007
  • Appl. No.:
    11/746767
  • Inventors:
    Rod Mancisidor - Austin TX, US
    Charles R. Erickson - Cedar Park TX, US
    Ahmed Gheith - Round Rock TX, US
    William W. Chan - Austin TX, US
  • Assignee:
    Convergys CMG Utah, Inc. - Salt Lake City UT
  • International Classification:
    G06N 5/00
  • US Classification:
    706 52, 706 45
  • Abstract:
    Expert System supported interactive product selection and recommendation. The invention assists an agent to interact with a customer and to provide selection and recommendation of available products and/or services that offer a workable solution for the customer. The invention allows for the use of agents of varying skill levels, including relatively low skill level, without suffering deleterious performance. From certain perspectives, an expert system employed using various aspects of the invention allows the agent to provide real time interaction with a customer and to provide a real time recommended solution to that customer. Many traditional approaches dealing in complex industries require that agent's have a high degree of skill and expertise. The invention allows even a novice agent to service a customer's needs without requiring a high skill level or up-front training that is often at the expense of the provider seeking to market its products and/or services.
  • Expert System Supported Interactive Product Selection And Recommendation

    view source
  • US Patent:
    7885820, Feb 8, 2011
  • Filed:
    Jul 19, 2001
  • Appl. No.:
    09/909250
  • Inventors:
    Rod Mancisidor - Round Rock TX, US
    Charles R. Erickson - Cedar Park TX, US
    Ahmed Gheith - Round Rock TX, US
    William W. Chan - Austin TX, US
  • Assignee:
    Convergys CMG Utah, Inc. - Salt Lake City UT
  • International Classification:
    G06Q 90/00
  • US Classification:
    705 11
  • Abstract:
    Expert system supported interactive product selection and recommendation. The invention assists an agent to interact with a customer and to provide selection and recommendation of available products and/or services that offer a workable solution for the customer. The invention allows for the use of agents of varying skill levels, including relatively low skill level, without suffering deleterious performance. From certain perspectives, an expert system employed using various aspects of the invention allows the agent to provide real time interaction with a customer and to provide a real time recommended solution to that customer. Many traditional approaches dealing in complex industries require that agent's have a high degree of skill and expertise. The invention allows even a novice agent to service a customer's needs without requiring a high skill level or up-front training that is often at the expense of the provider seeking to market its products and/or services.
  • Processing A Data Stream By Accessing One Or More Hardware Registers

    view source
  • US Patent:
    8108616, Jan 31, 2012
  • Filed:
    Apr 16, 2009
  • Appl. No.:
    12/424829
  • Inventors:
    Ahmed M. Gheith - Austin TX, US
  • Assignee:
    International Business Machines Corporation - Armonk NY
  • International Classification:
    G06F 12/00
  • US Classification:
    711137, 711165
  • Abstract:
    Disclosed are a method, a system, and a program product for processing a data stream by accessing one or more hardware registers of a processor. In one or more embodiments, a first program instruction or subroutine can associate a hardware register of the processor with a data stream. With this association, the hardware register can be used as a stream head which can be used by multiple program instructions to access the data stream. In one or more embodiments, data from the data stream can be fetched automatically as needed and with one or more patterns which may include one or more start positions, one or more lengths, one or more strides, etc. to allow the cache to be populated with sufficient amounts of data to reduce memory latency and/or external memory bandwidth when executing an application which accesses the data stream through the one or more registers.
  • Multithreaded Processor Architecture With Operational Latency Hiding

    view source
  • US Patent:
    8230423, Jul 24, 2012
  • Filed:
    Apr 7, 2005
  • Appl. No.:
    11/101601
  • Inventors:
    Matteo Frigo - Austin TX, US
    Ahmed Gheith - Round Rock TX, US
    Volker Strumpen - Austin TX, US
  • Assignee:
    International Business Machines Corporation - Armonk NY
  • International Classification:
    G06F 9/46
    G06F 9/40
    G06F 7/38
  • US Classification:
    718102, 718100, 712219, 712220
  • Abstract:
    A method and processor architecture for achieving a high level of concurrency and latency hiding in an “infinite-thread processor architecture” with a limited number of hardware threads is disclosed. A preferred embodiment defines “fork” and “join” instructions for spawning new context-switched threads. Context switching is used to hide the latency of both memory-access operations (i. e. , loads and stores) and arithmetic/logical operations. When an operation executing in a thread incurs a latency having the potential to delay the instruction pipeline, the latency is hidden by performing a context switch to a different thread. When the result of the operation becomes available, a context switch back to that thread is performed to allow the thread to continue.
  • Method And System For Managing Cache Injection In A Multiprocessor System

    view source
  • US Patent:
    8255591, Aug 28, 2012
  • Filed:
    Sep 23, 2004
  • Appl. No.:
    10/948407
  • Inventors:
    Patrick Joseph Bohrer - Austin TX, US
    Ahmed Gheith - Round Rock TX, US
    Peter Heiner Hochschild - New York NY, US
    Ramakrishnan Rajamony - Austin TX, US
    Hazim Shafi - Austin TX, US
    Balaram Sinharoy - Poughkeepsie NY, US
  • Assignee:
    International Business Machines Corporation - Armonk NY
  • International Classification:
    G06F 13/28
  • US Classification:
    710 22, 711165
  • Abstract:
    A method and apparatus for managing cache injection in a multiprocessor system reduces processing time associated with direct memory access transfers in a symmetrical multiprocessor (SMP) or a non-uniform memory access (NUMA) multiprocessor environment. The method and apparatus either detect the target processor for DMA completion or direct processing of DMA completion to a particular processor, thereby enabling cache injection to a cache that is coupled with processor that executes the DMA completion routine processing the data injected into the cache. The target processor may be identified by determining the processor handling the interrupt that occurs on completion of the DMA transfer. Alternatively or in conjunction with target processor identification, an interrupt handler may queue a deferred procedure call to the target processor to process the transferred data. In NUMA multiprocessor systems, the completing processor/target memory is chosen for accessibility of the target memory to the processor and associated cache.

Resumes

Ahmed Gheith Photo 1

Distinguished Engineer

view source
Location:
4700 River Place Blvd, Austin, TX 78730
Industry:
Computer Software
Work:
State Street
Distinguished Engineer

Ibm Oct 2002 - Jan 2017
Research Staff

The University of Texas at Austin Oct 2002 - Jan 2017
Adjunct Professor
Skills:
Science
Software
Medicine

Youtube

- Ahmed Gheith

  • Duration:
    1m 35s

- - Ahmed Gheith

  • Duration:
    51s

- - Ahmed Gheith

Lyrics: Ahmed Gheith Mix & Master: El-Kwity :D ----------------......

  • Duration:
    1m 13s

- | Ahmed Gheith - Ras El Feil

22.04.2020 Rec: Muhammed Osama Beat: Free Beat by khronos Beats...

  • Duration:
    3m 14s

- X - Ahmed Gheith (2015)

#ha7btany #zeina #elshazly #xina #xena #Ahmed #Gheith #rap # # ...

  • Duration:
    1m 44s

Googleplus

Ahmed Gheith Photo 2

Ahmed Gheith

Ahmed Gheith Photo 3

Ahmed Gheith

Ahmed Gheith Photo 4

Ahmed Gheith

Ahmed Gheith Photo 5

Ahmed Gheith

Ahmed Gheith Photo 6

Ahmed Gheith

Ahmed Gheith Photo 7

Ahmed Gheith

Facebook

Ahmed Gheith Photo 8

Ahmed Gheith

view source
Ahmed Gheith Photo 9

Ahmed Gheith

view source
Ahmed Gheith Photo 10

Ahmed Sameh Gheith

view source
Ahmed Gheith Photo 11

Ahmed Gheith

view source
Ahmed Gheith Photo 12

Ahmed Gheith

view source
Ahmed Gheith Photo 13

Ahmed Yahia Gheith

view source
Ahmed Gheith Photo 14

Ahmed Gheith

view source
Ahmed Gheith Photo 15

Ahmed Gheith

view source

Get Report for Ahmed M Gheith from Austin, TX, age ~66
Control profile